

### **VOLTAGE REGULATOR PLUS FILTER**


- FIXED OUTPUT VOLTAGE 8.5 V
- 250 mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- **DUMP PROTECTION**

#### **DESCRIPTION**


This circuit combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltages.

The non linear behaviour of this control circuitry allows a fast settling of the filter.




#### **BLOCK DIAGRAM**



June 2000 1/8

#### PIN CONNECTION (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
Vi	Peak Input Voltage (300 ms)	. 0	40	V
Vi	DC Input Voltage		28	V
Ιο	Output Current		Internally Limited	
P <sub>tot</sub>	Power Dissipation	60'	Internally Limited	
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	000	- 40 to 150	°C

#### **THERMAL DATA**

Symbol	Parameter		Value	Unit	
R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient	Max	80	°C/W	
R <sub>th j-pins</sub>	Thermal Resistance Junction-pins	Max	20	°C/W	
	etePros				
60					

2/8

**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $V_i = 13.5 \, \text{V}$ , test circuit of fig. 1, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	Input Voltage				20	V
Vo	Output Voltage	$V_i = 12 \text{ to } 18 \text{ V}$ $I_O = 5 \text{ to } 150 \text{ mA}$	8.1	8.5	8.9	V
$\Delta V_{I/O}$	Controlled Input-output Dropout Voltage	$V_i = 5 \text{ to } 10 \text{ V}$ $I_O = 5 \text{ to } 150 \text{ mA}$		1.6	2.1	V
ΔV <sub>O</sub>	Line Regulation	$V_i = 12 \text{ to } 18 \text{ V}$ $I_O = 10 \text{ mA}$		1	20	mV
ΔVο	Load Regulation	$I_O = 5$ to 250 mA $t_{on} = 30~\mu s$ $t_{off} = \geq 1~ms$		50	100	mV
ΔVο	Load Regulation (filter mode)	$\begin{aligned} &V_i = 8.5 \text{ V} \\ &I_O = 5 \text{ to } 150 \text{ mA} \\ &t_{on} = 30  \mu\text{s} \\ &t_{off} = \geq 1 \text{ ms} \end{aligned}$		150	250	m∨
Iq	Quiescent Current	$I_O = 5 \text{ mA}$	- 4	1	2	mA
$\Delta l_q$	Quiescent Current Change	$V_i = 6 \text{ to } 18 \text{ V}$ $I_O = 5 \text{ to } 150 \text{ mA}$	61.	0.05		mA
$\frac{\Delta V_{O}}{\Delta T}$	Output Voltage Drift	I <sub>O</sub> = 10 mA		1.2		mV/°C
SVR	Supply Voltage Rejection	$V_{iac} = 1 V_{ms}$ f = 100 Hz $I_{O} = 150 mA$ $V_{IDC} = 12 to 18 V$ $V_{IDC} = 6 to 11 V$		70 35(*)		dB dB
I <sub>SC</sub>	Short Circuit Current		250	300		mA
T <sub>on</sub>	Switch On Time	$I_O = 150 \text{ mA}$ $V_i = 5 \text{ to } 11 \text{ V}$ $V_i = 11 \text{ to } 18 \text{ V}$		500(*) 300		ms ms
TJ	Thermal Shutdown Junction Temperature			145		°C

<sup>(\*)</sup> Depending of the C<sub>FT</sub> capacitor.

Figure 1: Test and Application Circuit.





Figure 2: P.C. Board and Component Layout of Fig. 1 (1: 1 scale).



#### PRINCIPLE OF OPERATION

During normal operation (input voltage upper than  $V_{IMIN} = V_{OUT\ NOM} + \Delta V_{I/O}$ ). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and Q3, acting as an active zener diode of value V<sub>REF</sub>.

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig.3).

The output voltage is fixed to its nominal value:

$$V_{OUT NOM} = V_{REF} (1 + \frac{R1}{R2}) = V_{CFT} (1 + \frac{R1}{R2})$$

$$\frac{R1}{R2}$$
 = INTERNALLY FIXED RATIO = 2.4

The ripple rejection is quite high (70 dB) and independent from CFT value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4916 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below V<sub>I MIN</sub> the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging C<sub>FT</sub>. So, during the static mode, when the

input voltage goes below  $V_{MIN}$  the drop out is kept fixed to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The ripple rejection is externally adjustable acting on  $C_{FT}$  as follows:

SVR (jw) = 
$$\left| \frac{V_1(jw)}{V_{out}(jw)} \right| =$$

$$1 + \frac{10^{-6}}{\frac{gm}{iwCFT}} \left(1 + \frac{R1}{R2}\right)$$

Where:

gm =  $2 \cdot 10^{-5} \Omega^{-1}$  = OTA'S typical transconductance value on linear region

$$\frac{R1}{R2}$$
 = fixed ratio


$$C_{FT}$$
 = value of capacitor in  $\mu F$ 

The reaction time of the supervisor loop is given by the transconductance of the OTA and by C<sub>FT</sub>. When the value of the ripple voltage is so high and its negative peak is fast enough to determine an istantaneous decrease of the dropout till 1.2 V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With  $C_{FT} = 10 \mu F$ ; f = 100 Hz a SVR of 35 is obtained.

Figure 3: Nonliner Transfer Characteristic of the Drop Control Unit.



**Figure 4 :** Supply Voltage Rejection vs. Input Voltage.





Figure 6 : Vo vs. Supply Voltage.



**Figure 5** : Supply voltage Rejection vs. Frequency.




Figure 7: Quiescent Current vs. Input Voltage.




Figure 8 : Dropout vs. Load Current.






Figure 9: Inhibit Function Realized on CFT Pin.




47/ 6/8

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α		3.3			0.130		
a1	0.7			0.028			
В	1.39		1.65	0.055		0.065	
B1	0.91		1.04	0.036		0.041	
b		0.5			0.020		
b1	0.38		0.5	0.015		0.020	
D			9.8			0.386	
Е		8.8			0.346		
е		2.54			0.100		
e3		7.62			0.300		
e4		7.62			0.300		
F			7.1			0.280	
I			4.8			0.189	
L		3.3			0.130		
Z	0.44		1.6	0.017		0.063	

# OUTLINE AND MECHANICAL DATA



## PowerMinidip



47/

Obsolete Producits). Obsolete Producits)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

